Back-Drill (Controlled Depth Drilling): When to Use It and What to Tell Your Fab

On a 16-layer telecom or server backplane carrying 25 Gbps SerDes lanes, the signal transitions between routing layers through plated through-holes. The via that connects a top-side connector pin to an inner layer routing trace passes all the way through the board — but the signal only uses the portion of the via from top to the inner routing layer. Everything below that is unused copper, electrically connected, and acting as an open-circuit stub.

That stub is not benign. At GHz frequencies it behaves as a resonator that creates a deep notch in the channel frequency response, degrades signal eye height, and at certain stub lengths can render the link non-functional. The fix is back-drilling — mechanically drilling out the unused portion of the via from the back side, leaving only the active electrical segment. This article explains when back-drilling is needed, how to specify it correctly, and what tolerances Linked Electronics Co., Limited delivers in production.

What a Via Stub Actually Does to a Signal

Every transmission line discontinuity reflects energy. A perfectly terminated via with no stub passes the signal through with minor impedance disturbance. A via with a stub — even a short one — looks to the signal like a transmission line tapped off the main path, with an open at the far end.

An open-circuited stub of length L creates a resonant null at the frequency where the round-trip electrical length equals one half wavelength. For typical FR4 stackups with effective dielectric constant around 3.5–4.0, the rule of thumb is:

Resonant frequency (GHz) ≈ 75 ÷ stub length (mm)

A 3 mm stub puts a notch at roughly 25 GHz. A 1.5 mm stub puts it at 50 GHz. For 25 Gbps NRZ signalling, which has substantial energy out to 20 GHz, even a 3 mm stub becomes problematic. For 56G or 112G PAM-4 SerDes, which needs clean channels well past 28 GHz, any stub longer than 0.8 mm is generally unacceptable.

The damage shows up as closed eye diagrams, increased bit error rate, and — once the signal margin is consumed — link training failures that the system designer struggles to explain. Back-drilling eliminates the stub at its source, before it can degrade the channel.

How Back-Drilling Works

After the board is fully plated and the surface finish is applied, a second drilling operation is performed from one or both sides. A drill bit slightly larger than the original via diameter (typically 0.2 mm larger) is used to remove the plating and dielectric down to a controlled depth, stopping a defined distance above the deepest active routing layer. The result is a partial via — the upper section remains plated and functional, the lower section is mechanically removed.

The process steps in fabrication are:

1. Complete the standard PCB build — drilling, plating, imaging, etching, lamination, solder mask, and surface finish.
2. Identify back-drill vias — from the customer's drill file or a dedicated back-drill layer in the Gerber package, each via is paired with its required drill depth.
3. Controlled-depth drilling — a CNC drill with depth-feedback capability removes material to the specified depth from the back side. Modern drilling machines hold depth tolerance of ±0.05 mm or better.
4. Cleaning — debris is removed; back-drilled holes are not re-plated and are typically not capped.
5. Inspection and coupon verification — a microsection coupon confirms that the drill stopped at the correct depth and that no active routing layer was damaged.

At Linked Electronics Co., Limited, back-drilling is performed on dedicated equipment with sub-50-micron depth repeatability. Every back-drilled lot includes microsection coupons verifying stub-length compliance.

When Back-Drilling Is Genuinely Needed

High-Speed Serial Links

Any board carrying SerDes traffic above roughly 10 Gbps is a candidate. PCIe Gen4 (16 Gbps), Gen5 (32 Gbps), and Gen6 (64 Gbps PAM-4) all benefit; the higher the data rate, the more aggressive the stub-length requirement. 100G/400G Ethernet, 56G/112G transceivers, InfiniBand HDR/NDR, and CXL links all routinely require back-drilling on the longer via paths.

Thick Backplanes with Long Vias

Telecom and server backplanes are often 3.0–6.0 mm thick to support press-fit connectors and high-current power planes. Vias on these boards can easily exceed 4 mm of unused stub if signal routing happens on upper inner layers. Back-drilling on the longer vias is essentially mandatory for any high-speed function on these boards. Linked Electronics Co., Limited produces back-drilled backplanes up to 6.0 mm thickness as routine work.

Connector Press-Fit Regions

High-speed connectors with press-fit tails (AirMax, ExaMAX, MEG-Array) require full-depth plated through-holes for the press-fit interference fit. The signal transitions onto inner routing layers, leaving a substantial stub below. Back-drilling from the opposite side removes the stub without disturbing the press-fit region. This is the canonical back-drill use case in the telecom industry.

Test Coupon and Reliability Validation

For programmes where signal integrity must be characterised and documented, back-drilling enables clean S-parameter measurements that would otherwise be dominated by stub effects. Even if the production board could function without back-drill, validation work often requires it.

When Back-Drilling Is Not Needed

Standard Speed Designs

Signals below approximately 5 Gbps tolerate via stubs of 2–3 mm without measurable impact. USB 3.0 SuperSpeed (5 Gbps), Gigabit Ethernet, and most embedded buses do not require back-drilling. Specifying it for these signals is pure cost without benefit. Linked Electronics Co., Limited flags this on DFM review when customers request back-drill on signals that do not warrant it.

Thin Boards

A 1.0 mm board with a via that lands on layer 4 of a 6-layer stackup has a stub of less than 0.7 mm — already short enough for most applications up to 25 Gbps. The thinner the board, the less back-drilling can help, because the stub was never long to begin with.

Power and Ground Vias

Power delivery vias do not carry high-frequency signals in the same sense as SerDes lanes. Back-drilling power vias offers no electrical benefit and can compromise the current-carrying capacity. Confine back-drilling to signal nets explicitly.

HDI Designs with Microvias Throughout

If signal transitions happen exclusively through stacked microvias on outer build-up layers, there are no through-via stubs to remove. HDI construction can eliminate the need for back-drilling entirely on suitable designs. For some projects, HDI is a more elegant solution than mass back-drilling on a conventional thick board.

What to Tell Your Fab — The Specification

Back-drill quality is a function of how clearly the requirement is specified. Vague requests ("please back-drill the high-speed nets") generate engineering questions that delay quotation and risk misinterpretation. A complete back-drill specification includes:

1. Identify Which Vias Are Back-Drilled

Provide a dedicated drill layer in the Gerber package marking only the back-drilled vias. Alternatively, supply a back-drill drill file (Excellon) separate from the standard drill file. Avoid identifying back-drill vias by net name in text — fabricators need geometric data, not net lists.

2. Specify Drill Side

State explicitly whether back-drilling is from the top, bottom, or both sides. For via spans that need stub removal at both ends, two back-drill operations are required and must be called out separately.

3. Specify Target Stub Length

The cleanest specification is the maximum allowable remaining stub length. Common values are 0.2 mm, 0.3 mm, or 0.4 mm. Linked Electronics Co., Limited delivers 0.3 mm typical stub length as a standard production tolerance, with 0.2 mm available on engineering review.

4. Specify Back-Drill Diameter

Typically the back-drill bit is 0.2 mm larger in diameter than the original via to ensure full removal of the plated barrel. State the back-drill diameter explicitly. For 0.3 mm vias, a 0.5 mm back-drill is standard.

5. Specify Active Layer Clearance

The drill must stop at a defined minimum distance above the deepest active routing layer. The conservative default is 0.2 mm clearance; tighter clearance is possible but increases the risk of damage if depth tolerance drifts.

6. State Coupon Requirements

For high-reliability work, require microsection coupons through representative back-drilled vias with documented stub length measurements. Linked Electronics Co., Limited provides these as standard for IPC-6012 Class 3 back-drill builds.

A complete back-drill note in fabrication drawings might read:

Back-drill per back-drill drill file BD1.txt. Drill from bottom side only. Back-drill diameter 0.20 mm larger than via diameter. Target remaining stub length: 0.30 mm maximum. Minimum clearance to nearest active routing layer: 0.20 mm. Provide microsection coupon report per lot showing actual stub length on three representative vias.

Depth Tolerance and Production Realities

Back-drilling depth tolerance is the central manufacturing constraint. Industry-standard CNC drilling holds depth to roughly ±0.05 mm under controlled conditions, but several real-world effects reduce that:

• Board thickness variation — finished thickness can vary by ±10% over a panel; depth measured from one side accumulates this variation.
• Z-axis drill registration — the drill machine's reference plane and the board's actual top surface differ slightly.
• Drill wear — back-drill bits drilling through plated copper wear faster than virgin drills, drifting drilling depth slightly over a panel.
• Material variation — different prepreg or core lots may have slightly different drill responses.

The net result is that a "0.3 mm target stub" in production typically means actual stub lengths of 0.25–0.35 mm across the panel, with occasional outliers near the edges. This is why coupon verification matters: it confirms that the worst-case stub remains within the design intent rather than relying on a nominal target.

Linked Electronics Co., Limited holds ±0.05 mm depth tolerance on standard back-drill production, with ±0.03 mm available on selected high-reliability builds with dedicated coupon verification.

Cost Implications

Back-drilling adds cost in three places:

• Process time — a second drilling operation on a finished board adds machine time. The cost scales roughly with the number of back-drilled holes per panel, not the design complexity.
• Tooling and consumables — back-drill bits wear faster than virgin drills because they cut through copper plating; bit replacement is more frequent.
• Inspection — coupon microsection adds engineering time and documentation.

Typical price impact at Linked Electronics Co., Limited:

• Modest back-drill content (under 200 holes per panel) — 5–10% adder over the non-back-drilled equivalent.
• Heavy back-drill content (500+ holes per panel) — 10–20% adder.
• Two-sided back-drill — additional 5–10% on top of single-sided cost.
• Tight stub-length tolerance (0.2 mm target, ±0.03 mm depth control) — additional 5–15% reflecting tighter process control and additional coupon work.

For high-speed designs that genuinely need back-drilling, the cost is comfortably justified by the signal integrity improvement and avoidance of re-spin risk. For designs that do not need it, the cost is pure overhead.

Back-Drill and Aspect Ratio — How They Interact

For a thick board with high-aspect-ratio through-vias, back-drilling can sometimes effectively reduce the working depth that needs to be plated, because only the active portion of the via must carry full-thickness copper. In practice, however, plating happens first and back-drilling happens last, so the plating still has to deposit reliably through the full original board thickness.

The implication is that back-drill does not eliminate the aspect ratio constraint on the original drilling and plating step. A 4 mm board with 0.3 mm vias still requires 13:1 aspect ratio plating capability even if half of every via is going to be drilled out later. Both constraints must be respected. Linked Electronics Co., Limited reviews both aspect ratio and back-drill specifications together at DFM review.

Frequently Asked Questions

Does back-drilling weaken the board?

Not in any structurally significant way. The back-drilled holes are slightly larger than the original vias and contain no plating, but the surrounding copper, prepreg, and core remain intact. Mechanically the board is essentially identical to a non-back-drilled version. Boards with thousands of back-drilled holes ship in production telecom equipment every day without structural concern.

Are back-drilled holes filled or capped?

Usually no. Back-drilled holes are typically left open. They are not solder pads and do not need protection from solder wicking. Some customers specify epoxy fill for cosmetic reasons or to prevent debris ingress in harsh environments, but this is the exception, not the default.

Can back-drilling damage the active routing layer?

It can if depth tolerance fails. This is why the active layer clearance specification matters — leaving 0.2 mm above the deepest signal layer gives the depth tolerance somewhere to land without cutting into copper. Linked Electronics Co., Limited will reject a design at DFM review if the back-drill clearance specified is too tight for our depth tolerance to guarantee.

Is back-drilling the same as counterboring?

No. Counterboring is a shallow recess at the surface of a board, typically to seat connector heads or fasteners. Back-drilling is a controlled-depth drilling operation removing internal via material for electrical reasons. Different tools, different process, different purpose.

Can back-drilling be done on any board, or are there limits?

It can be done on most boards with sufficient thickness. Practical limits are board thickness below about 1.6 mm (where the stub is already short and back-drilling adds little value), and very high aspect ratio vias where depth tolerance becomes proportionally more critical. Linked Electronics Co., Limited reviews each design for back-drill feasibility at quotation.

What is the smallest stub length achievable in production?

0.2 mm target stub length is achievable in standard production with appropriate depth control. 0.15 mm is possible on selected designs after engineering review. Below 0.15 mm the risk of cutting into the active routing layer becomes unacceptably high, and a different approach — typically HDI with stacked microvias — is recommended.

Does back-drilling require special DFM input from me?

Yes, in two ways. First, the layout software must support generating a back-drill drill file or layer. Most modern PCB CAD tools (Altium, Cadence Allegro, Mentor Xpedition) handle this natively but may require configuration. Second, the active routing layer of each back-drilled via must be identified — typically the deepest layer at which the via still carries signal. Linked Electronics Co., Limited engineers can review your back-drill data at quotation and confirm feasibility before fabrication.

Do I need IPC-6012 Class 3 for back-drilled boards?

Not necessarily. Back-drilling and IPC class are independent specifications. Plenty of commercial Class 2 boards include back-drilling for signal integrity reasons. Class 3 is driven by reliability requirements (medical, aerospace, automotive safety) rather than electrical performance. Both can apply to the same board if the application warrants it.

Why Choose Linked Electronics Co., Limited for Back-Drill Production

Linked Electronics Co., Limited operates dedicated CNC drilling equipment for back-drill production with sub-50-micron depth repeatability. We support back-drilling on rigid multilayer FR4 builds, high-Tg laminates for high-temperature applications, and selected high-frequency laminates for RF and microwave designs. Standard board thickness range for back-drill is 1.6 mm to 6.0 mm, with selective capability beyond this range after engineering review.

Every back-drilled lot at Linked Electronics Co., Limited includes microsection coupon analysis verifying stub-length compliance with the specified target. Our engineering team reviews back-drill drill files at quotation stage for clearance to active layers, depth tolerance margin, and feasibility against the board's overall stackup. Designs with ambiguous or insufficient back-drill specification are flagged with specific recommendations before fabrication starts.

For high-speed designs running PCIe Gen4 through Gen6, 100G and 400G Ethernet, 56G and 112G SerDes, or telecom backplane applications where stub-length control matters, send your stackup, Gerber files, and back-drill specification to [email protected]. Linked Electronics Co., Limited will return engineering feedback and a manufacturable quote within one to two business days.

← Back to Blog